Length Matching in High Speed Buses

With ever increasing speeds in high speed data systems comes a couple of PCB layout challenges. High speed buses like DDR, VME, and PCIe just to mention a few can all reach data transfer speeds that require strict timing with very tight tolerances, thereby leaving very little slack in the PCB layout.

Join us in this webinar to learn why it’s imperative to match track lengths in high speed data systems and differential signals. You’ll see how to properly define PCB length matching and time delay constraints, and how to effectively route high speed signals in Altium Designer®.

Here are just some key points you can expect to walk away with:

• Why is it important to match track lengths in high speed signals?
• Length matching and time delay tuning in high speed buses and differential signals.
• How to set up high speed PCB constraint rules from the schematics or PCB.
• How to tune single ended and differential tracks.

Timing:

Wednesday, 22nd February 2023 | 2:30 PM to 03:30 PM