Keysight EP Scan & Power Analyzer – Signal Integrity & Power Integrity Made Simple
Today’s increasingly dense and complex designs combined with tighter logic-level noise margins are increasingly susceptible to SI(Signal Integrity) issues & power distribution network (PDN) issues. Left unchecked, SI & PDN issues can result in failed EMI compliance certification, delayed product introduction and intermittent field failures. Rather than treating SI & PDN issues as a post-prototype design consideration, we need a way to accurately identify and resolve all channel return loss, insertion loss, impedance Time-Domain Reflection (TDR), IR drops, current density issues, and voltage drops early and often throughout the board layout process. EP Scan & Power Analyzer by Keysight in Altium Designer makes it easy to resolve SI & PDN issues that arise during the board design process within a unified design environment.
This month we have a Keysight Signal Integrity & power integrity specialist joining us to talk about how you, with no extensive training, can analyze and solve your board for power integrity issues quickly, and without expensive software.
Join our webinar to learn:
- A Brief Introduction of EP Scan & Power Analyzer
- How to analyze your layout for SI issues, current density, and voltage drops
- How to effectively use EP Scan & Power Analyzer as part of the integrated design process directly in the PCB editor
- Power distribution optimization based on Power Analyzer analysis results
Wednesday, 17th May 2023 | 2:30 PM to 03:30 PM