Skip to main content
Automated test rack with multiple Promira Serial Platforms connected via Ethernet

Running Multiple Promira Platforms in One Test System

GSAS Engineering · · 2 min read

Production test systems frequently need multiple Promira Serial Platforms running simultaneously, one per DUT station, or multiple per station for different protocol requirements. When integrating the Promira with NI LabVIEW and TestStand, intermittent error 8030 from `ps_queue_submit` can occur if the API handles and queue lifecycle are not managed correctly.

Understanding Promira Queues

The Promira API uses a queue-based architecture for I2C and SPI transactions. Rather than executing each command individually (which would incur USB or Ethernet round-trip latency for every transaction), the API accumulates multiple commands into a queue and submits them as a batch:

1. Build the queue: add I2C write, I2C read, SPI transfer, and delay commands.
2. Submit the queue: `ps_queue_submit` sends the entire batch to the Promira hardware for autonomous execution.
3. Collect results: `ps_queue_result` retrieves the outcomes of each command in the queue.

This queue architecture is what enables the Promira’s gap-free SPI streaming at 20 MHz and beyond, by keeping multiple outstanding queues in the Promira’s execution pipeline, the hardware can execute one queue while the host prepares the next, eliminating PC-to-instrument latency from the bus timing.

Root Cause: Concurrent Handle Access

The error PS_APP_PENDING_ASYNC_CMD (code 8030) occurs in two scenarios:

Race condition: Two parallel LabVIEW threads or TestStand sequences access the same Promira handle simultaneously. The Promira API is not thread-safe per handle, if thread A submits a queue while thread B is still collecting results from a previous queue on the same handle, the API returns error 8030. Uncollected results: If a previous queue’s results were not collected via `ps_queue_result` before submitting a new queue, the Promira reports pending async commands. The queue is not automatically cleared after execution.

The Fix

For race conditions: Add a 10–20 ms delay between consecutive transactions on the same handle, or use a mutex/semaphore in LabVIEW to serialize access to each Promira handle. Each physical Promira should have exactly one thread accessing its handle at any time. For uncollected results: Always call `ps_queue_result` after every `ps_queue_submit` before building and submitting the next queue. The pattern should be: build → submit → collect → build → submit → collect. For maximum throughput: Create multiple queues and submit them rapidly, the Promira hardware can hold several outstanding queues in its execution pipeline and execute them autonomously without PC intervention. This is how 20 MHz gapless SPI streaming is achieved: the host fills the pipeline faster than the Promira drains it.

Multi-Promira LabVIEW Architecture

When running N Promira platforms in a single TestStand system:

  • Open each Promira with its own handle (`ps_open` returns a unique handle per device).
  • Assign each handle to its own LabVIEW worker thread or TestStand socket.
  • Never share a handle between threads, each handle is a private resource.
  • Use the Promira’s serial number or Ethernet IP address to consistently identify which handle maps to which DUT station.

The Promira’s Gigabit Ethernet interface is particularly valuable in multi-unit test systems because it eliminates USB hub reliability issues and enables placement of each Promira directly at its test station with a standard Ethernet cable run.

GSAS Support

GSAS Micro Systems provides applications engineering support for multi-Promira test system integration, including LabVIEW VI architecture guidance, TestStand sequence design, and Ethernet networking configuration for production floor deployments across India.

Interested in Total Phase tools?

Talk to our application engineers for personalized tool recommendations.

Stay in the Loop

Get monthly compliance updates, product insights, and engineering best practices delivered to your inbox.

Related Articles

I3C FAQ for firmware teams covering MIPI I3C bus fundamentals, tooling and adoption in India, from GSAS
Technical Guides Binho Semiconductor Design

I3C FAQ for Firmware Teams: What the Bus Is, What Changes, and What You Need on the Bench

MIPI Alliance describes I3C as the successor to I2C, with legacy compatibility so that I3C and I2C devices can coexist on the same bus, a two-wire interface that supports in-band interrupts to reduce pin count, plus multi-controller support and dynamic addressing. This FAQ answers the questions firmware teams actually ask before adopting it.

31 Jul 2026 · 8 min read
Binho Supernova running in I3C target mode to emulate a device against a customer controller, supported in India by GSAS
Technical Guides Binho Semiconductor Design

Running the Binho Supernova as an I3C Target: Emulating a Device Against Your Own Controller

Binho specifies the Supernova's I3C role as Controller or Target, which means the same adapter can stand in as the device under test rather than only driving one. That second direction is how a team validates its own I3C controller, its ENTDAA implementation and its interrupt handling, before the target silicon exists.

31 Jul 2026 · 7 min read
Functional verification engineer in India reviewing RTL waveforms, coverage charts and a regression dashboard, Siemens Questa One and the Questa Prime to Questa One rename explained by GSAS
Questa Siemens EDA Semiconductor Design

What Happened to Questa Prime and ModelSim?

Siemens has consolidated its Questa verification line under a single brand. The Questa product hub now returns a 301 redirect to the Questa One page, the ModelSim URL redirects to Questa One Sim, and Questa Prime no longer appears on any Siemens public product page. Here is what Questa One actually contains, what Siemens says the word One means, and what Indian verification teams should check before treating this as only a name change.

31 Jul 2026 · 11 min read