Skip to main content
BGA package on a PCB being tested with VI curve analysis probes

PCB Repair Guide: Detecting BGA Solder Joint Failures with VI Curve Analysis

GSAS Engineering · · 7 min read

The BGA Diagnostic Challenge

Ball Grid Array (BGA) packages dominate modern electronics, processors, FPGAs, DDR memory, chipsets, and high-density ASICs all use BGA packaging for their superior electrical performance and compact footprint. But the solder balls that connect a BGA to the PCB are hidden beneath the package, invisible to visual inspection.

When BGA solder joints fail, through thermal cycling fatigue, mechanical stress, moisture absorption, or manufacturing defects, the symptoms are often intermittent and difficult to localize. The board may boot inconsistently, crash under thermal stress, or exhibit data corruption that points to the BGA but cannot be confirmed without destructive analysis or X-ray inspection.

X-ray inspection is the gold standard for BGA solder joint evaluation, but X-ray equipment costs Rs 30–80 lakh and requires specialized operator training. For repair workshops and service centres that cannot justify that investment, VI curve tracing provides a practical alternative.

How VI Curves Reveal BGA Faults

Every BGA ball connects to a specific circuit node, a power pin, ground pin, signal pin, or no-connect pad. Each of these nodes has a characteristic VI curve signature determined by the components and traces connected to it.

Open Ball Faults

When a solder ball loses contact (open circuit), the VI curve for that pin changes from its expected signature to a flat horizontal line (infinite impedance). By probing the corresponding via or trace pad on the PCB side and comparing against a known-good reference, open ball faults produce unmistakable signature deviations.

Bridged Pin Faults

When adjacent solder balls bridge together (solder short), the VI curve for each affected pin changes because the two circuit nodes are now electrically connected. The merged signature shows characteristics of both nodes superimposed.

Cold Joint / High-Resistance Faults

A cold or cracked solder joint creates an intermittent high-resistance connection. The VI curve shows a modified slope, resistive rather than the expected reactive or semiconductor signature. These faults may be subtle but are consistently detectable when compared against a golden reference.

Practical Workflow

Equipment

  • FADOS 9F1, preferred for BGA diagnostics due to its built-in power supply and IR thermal scanning
  • Fine-pitch probes or probe adapter for accessing BGA breakout vias
  • Known-good reference board (or previously stored golden signatures)

Step 1: Map Accessible Test Points

Most BGA PCB designs include test vias or breakout pads that provide access to individual BGA balls from the opposite side of the board. Identify these points using the board’s test point documentation or by visual inspection under magnification.

For boards without dedicated test points, accessible traces that route from BGA pads to other components or connectors can serve as alternative probe points.

Step 2: Build the Reference

Using a known-good board, record VI curve signatures at each accessible BGA-related test point. The FADOS software stores these as a reference database. For common board types, this reference only needs to be built once and can be reused for all subsequent boards of the same design.

Step 3: Compare Against Reference

Mount the suspect board and probe each test point sequentially. The FADOS software overlays the measured curve against the stored reference, highlighting any deviations.

  • Open ball: Measured curve shows flat (infinite impedance) where reference shows normal signature
  • Bridge: Two test points show identical merged signatures instead of their distinct individual signatures
  • Cold joint: Measured curve shows resistive slope offset from the reference signature

Step 4: Thermal Confirmation (FADOS 9F1 Only)

For suspected cold joints or intermittent connections, the 9F1’s powered testing capability adds confirmation:

  1. Apply low voltage through the built-in power supply with current limiting
  2. A high-resistance solder joint dissipates more power than a healthy joint
  3. Use the IR thermal sensor to scan the BGA area
  4. Anomalously warm spots under or around the BGA indicate stressed joints

This thermal method works because heat generated at a faulty solder ball conducts through the BGA package and is detectable from the top surface.

Step 5: Rework Decision

With fault type and location identified, the repair technician can make an informed rework decision:

  • Open or cold joints: BGA reballing or reflow may restore the connection
  • Bridged pins: Targeted reflow with flux can clear the bridge
  • Systemic failures (multiple opens): Full BGA replacement is typically required

Advantages Over X-Ray

VI curve analysis does not replace X-ray inspection for manufacturing quality control where 100% coverage is needed. But for repair and service environments, it offers practical advantages:

  • Equipment cost: A FADOS 9F1 costs a fraction of an X-ray system
  • Operator training: VI curve interpretation requires less specialized training than X-ray image analysis
  • Throughput: For targeted diagnostics (not 100% inspection), VI tracing is faster
  • Portability: The FADOS 9F1 can be deployed at field service locations where X-ray equipment is impractical

Why Buy FADOS from GSAS

GSAS Micro Systems is an authorized CBT Electronic partner and ODM assembler. Our engineers in Bengaluru can help you develop BGA test procedures and reference databases for your specific board types.

Service and support across India, Bengaluru, Hyderabad, Chennai, Pune, Mumbai, Delhi NCR, and Visakhapatnam.

  • INR invoicing with GST-compliant documentation
  • Application engineering for complex diagnostics
  • Training covering power-off VI testing, powered board diagnostics, and thermal scanning

Request a quote → · Book a demo →

Interested in CBT Electronic tools?

Talk to our application engineers for personalized tool recommendations.

Stay in the Loop

Get monthly compliance updates, product insights, and engineering best practices delivered to your inbox.

Related Articles

FPGA in the loop verification workflow between Simulink and a Zynq-7000 development board
Technical Guides Digilent

ZedBoard FPGA-in-the-Loop: HDL Verifier vs HDL Coder

Teams asking for FPGA-in-the-Loop on a ZedBoard usually name HDL Coder and SoC Blockset. FIL is actually HDL Verifier. Here is the correct product split, the JTAG versus Ethernet decision, and the 2015-era advice that is still sending Indian teams down the wrong path.

5 Aug 2026 · 9 min read
FADOS MUX test station on an Indian EMS line generating a board test report, GSAS FADOS reporting workflow
FADOS CBT Electronic

FADOS Test Reports and GSAS Agent: Turning Board Test Results into an Auditable Record

A pass or fail on the FADOS screen is not a record. This guide covers what the FADOS test report contains, what GSAS Agent does with it, and how offline, Google Drive and LAN modes put a QR-linked report on the job card for repair shops and EMS lines in India.

4 Aug 2026 · 8 min read
Classification tree and combination table used to design embedded unit test cases in Razorcat's Classification Tree Editor for TESSY, available in India from GSAS Micro Systems
Compliance & Safety Razorcat Automotive & Mobility

Test Case Design with the Classification Tree Method: Deriving Unit Tests You Can Defend in an Audit

Ad-hoc test cases can be perfectly good tests and still fail an audit, because nothing on file records why that particular set was sufficient. The Classification Tree Method derives test cases from the input space instead: identify the test-relevant aspects as classifications, partition each into equivalence classes, then combine leaf classes in a combination table. Razorcat implements CTM in the Classification Tree Editor, available integrated into TESSY or standalone. GSAS Micro Systems is the authorized Razorcat engineering partner for India, the UAE and Sri Lanka.

1 Aug 2026 · 10 min read