Skip to main content
VI curve signatures displayed on a FADOS screen showing different component types

VI Curve Signature Analysis: Reading Component Fingerprints on Unpowered Boards

GSAS Engineering · · 8 min read

The Principle: Every Component Has a Signature

When an AC stimulus is applied across a component (or between any two nodes on a PCB), the resulting voltage-current relationship traces a characteristic curve on a V-I plot. This curve is the component’s electrical fingerprint, determined by its impedance characteristics at the test frequency.

Understanding these signatures is the foundation of effective VI curve analysis. Whether you are using a FADOS 9F1 or FADOS 7F1, the interpretation methodology is the same.

Passive Component Signatures

Resistors

A pure resistor produces a straight diagonal line on the VI plot. The slope of the line is determined by the resistance value:

  • Low resistance (< 10 ohms): Nearly vertical line (high current at low voltage)
  • Medium resistance (10 ohms – 10 kohms): Diagonal line at intermediate angles
  • High resistance (> 10 kohms): Nearly horizontal line (low current even at higher voltage)
  • Open circuit: Perfectly horizontal line (zero current at all voltages)
  • Short circuit: Perfectly vertical line (zero voltage at all currents)

When probing across a resistor on a populated board, the signature may be modified by parallel components connected to the same nodes. This is expected, you are measuring the aggregate impedance of the node, not the isolated component.

Capacitors

A capacitor produces an elliptical (oval) signature on the VI plot. The width and orientation of the ellipse depend on:

  • Capacitance value: Larger capacitance produces a wider ellipse (more current flows at the test frequency)
  • ESR (Equivalent Series Resistance): Higher ESR tilts and distorts the ellipse toward a resistive (diagonal line) shape
  • Leakage: A leaky capacitor shows an ellipse that is tilted, with asymmetric current flow

Key diagnostic patterns:

  • Shorted capacitor: Ellipse collapses to a vertical line
  • Open capacitor: Ellipse collapses to a horizontal line (or shows only the adjacent circuit’s signature)
  • Degraded capacitor: Ellipse is narrower than the reference (reduced capacitance) or tilted (increased ESR)

Inductors

At the FADOS test frequencies, most inductors appear as near-short-circuits, their inductive reactance is low relative to their DC resistance. The VI signature of a standalone inductor is a steep diagonal line, almost vertical for low-DCR power inductors.

  • Healthy inductor: Steep line reflecting the DC resistance
  • Open inductor (cracked ferrite, broken wire): Horizontal line
  • Shorted turns: The DC resistance decreases and the signature steepens slightly, this can be subtle and requires careful reference comparison

Semiconductor Signatures

Diodes

Diodes produce the most distinctive VI signatures, an asymmetric curve with:

  • Forward bias region: Current increases sharply after the forward voltage threshold (approximately 0.6 V for silicon, 0.3 V for Schottky)
  • Reverse bias region: Near-zero current (horizontal) until reverse breakdown

The resulting curve looks like a bent line or hockey stick shape, clearly different from any passive component.

Diagnostic patterns:

  • Shorted diode: Symmetric vertical line (conducts equally in both directions)
  • Open diode: Horizontal line in both directions
  • Leaky diode: Increased current in the reverse region

Transistors (BJT, MOSFET)

Transistors show junction signatures that depend on which pins you are probing:

  • Base-Emitter (BJT): Standard diode signature (forward junction)
  • Base-Collector (BJT): Standard diode signature (forward junction)
  • Collector-Emitter (BJT): Back-to-back diode characteristic, asymmetric but conducting in both directions
  • Gate-Source (MOSFET): High-impedance capacitive signature (the gate oxide capacitance)
  • Drain-Source (MOSFET): Body diode signature (forward in one direction, blocking in the other)

Integrated Circuits

IC pins show complex signatures because each pin connects to internal ESD protection diodes, input/output buffers, power rails, and functional circuitry. The key insight is that you do not need to understand the internal circuit to diagnose faults, you only need to compare the measured signature against a known-good reference.

Common IC fault patterns:

  • Damaged ESD protection: Pin-to-GND signature loses its characteristic diode clamp shape
  • Internal latch-up damage: Multiple pins show abnormally low impedance to power rails
  • Bond wire failure: Pin shows open or intermittent signature (may change when board is flexed)

The Comparison Method

Individual signature interpretation is useful, but the most powerful diagnostic approach is comparative:

  1. Measure the suspect board at each test point
  2. Compare against a golden reference (stored from a known-good board)
  3. Identify deviations: the FADOS software overlays curves and highlights differences
  4. Interpret deviations using the signature patterns described above

This method works even for complex nodes where multiple components contribute to the aggregate signature. You do not need to decompose the signature into individual component contributions, you just need to identify that it differs from the expected pattern.

Building Diagnostic Skill

VI curve interpretation is a learnable skill that improves with practice. Start with simple boards, single-sided, through-hole components with clear access to individual parts. Graduate to dense SMT boards as your pattern recognition improves.

The FADOS software’s overlay display accelerates learning by making deviations visually obvious. After interpreting a few hundred faults, most technicians develop an intuitive ability to read signatures rapidly.

Why Buy FADOS from GSAS

GSAS Micro Systems is an authorized CBT Electronic partner and ODM assembler. We provide operator training that covers the complete signature interpretation methodology described in this guide.

Training and support at our offices in Bengaluru, Hyderabad, Chennai, Pune, Mumbai, and Delhi NCR.

  • INR invoicing with GST-compliant documentation
  • Hands-on training with your specific board types
  • Demo units available for evaluation

Request a quote → · Book a demo →

Interested in CBT Electronic tools?

Talk to our application engineers for personalized tool recommendations.

Stay in the Loop

Get monthly compliance updates, product insights, and engineering best practices delivered to your inbox.

Related Articles

FPGA in the loop verification workflow between Simulink and a Zynq-7000 development board
Technical Guides Digilent

ZedBoard FPGA-in-the-Loop: HDL Verifier vs HDL Coder

Teams asking for FPGA-in-the-Loop on a ZedBoard usually name HDL Coder and SoC Blockset. FIL is actually HDL Verifier. Here is the correct product split, the JTAG versus Ethernet decision, and the 2015-era advice that is still sending Indian teams down the wrong path.

5 Aug 2026 · 9 min read
FADOS MUX test station on an Indian EMS line generating a board test report, GSAS FADOS reporting workflow
FADOS CBT Electronic

FADOS Test Reports and GSAS Agent: Turning Board Test Results into an Auditable Record

A pass or fail on the FADOS screen is not a record. This guide covers what the FADOS test report contains, what GSAS Agent does with it, and how offline, Google Drive and LAN modes put a QR-linked report on the job card for repair shops and EMS lines in India.

4 Aug 2026 · 8 min read
Classification tree and combination table used to design embedded unit test cases in Razorcat's Classification Tree Editor for TESSY, available in India from GSAS Micro Systems
Compliance & Safety Razorcat Automotive & Mobility

Test Case Design with the Classification Tree Method: Deriving Unit Tests You Can Defend in an Audit

Ad-hoc test cases can be perfectly good tests and still fail an audit, because nothing on file records why that particular set was sufficient. The Classification Tree Method derives test cases from the input space instead: identify the test-relevant aspects as classifications, partition each into equivalence classes, then combine leaf classes in a combination table. Razorcat implements CTM in the Classification Tree Editor, available integrated into TESSY or standalone. GSAS Micro Systems is the authorized Razorcat engineering partner for India, the UAE and Sri Lanka.

1 Aug 2026 · 10 min read