Skip to main content
VI curve signatures displayed on a FADOS screen showing different component types

VI Curve Signature Analysis: Reading Component Fingerprints on Unpowered Boards

GSAS Engineering · · 8 min read

The Principle: Every Component Has a Signature

When an AC stimulus is applied across a component (or between any two nodes on a PCB), the resulting voltage-current relationship traces a characteristic curve on a V-I plot. This curve is the component’s electrical fingerprint, determined by its impedance characteristics at the test frequency.

Understanding these signatures is the foundation of effective VI curve analysis. Whether you are using a FADOS 9F1 or FADOS 7F1, the interpretation methodology is the same.

Passive Component Signatures

Resistors

A pure resistor produces a straight diagonal line on the VI plot. The slope of the line is determined by the resistance value:

  • Low resistance (< 10 ohms): Nearly vertical line (high current at low voltage)
  • Medium resistance (10 ohms – 10 kohms): Diagonal line at intermediate angles
  • High resistance (> 10 kohms): Nearly horizontal line (low current even at higher voltage)
  • Open circuit: Perfectly horizontal line (zero current at all voltages)
  • Short circuit: Perfectly vertical line (zero voltage at all currents)

When probing across a resistor on a populated board, the signature may be modified by parallel components connected to the same nodes. This is expected, you are measuring the aggregate impedance of the node, not the isolated component.

Capacitors

A capacitor produces an elliptical (oval) signature on the VI plot. The width and orientation of the ellipse depend on:

  • Capacitance value: Larger capacitance produces a wider ellipse (more current flows at the test frequency)
  • ESR (Equivalent Series Resistance): Higher ESR tilts and distorts the ellipse toward a resistive (diagonal line) shape
  • Leakage: A leaky capacitor shows an ellipse that is tilted, with asymmetric current flow

Key diagnostic patterns:

  • Shorted capacitor: Ellipse collapses to a vertical line
  • Open capacitor: Ellipse collapses to a horizontal line (or shows only the adjacent circuit’s signature)
  • Degraded capacitor: Ellipse is narrower than the reference (reduced capacitance) or tilted (increased ESR)

Inductors

At the FADOS test frequencies, most inductors appear as near-short-circuits, their inductive reactance is low relative to their DC resistance. The VI signature of a standalone inductor is a steep diagonal line, almost vertical for low-DCR power inductors.

  • Healthy inductor: Steep line reflecting the DC resistance
  • Open inductor (cracked ferrite, broken wire): Horizontal line
  • Shorted turns: The DC resistance decreases and the signature steepens slightly, this can be subtle and requires careful reference comparison

Semiconductor Signatures

Diodes

Diodes produce the most distinctive VI signatures, an asymmetric curve with:

  • Forward bias region: Current increases sharply after the forward voltage threshold (approximately 0.6 V for silicon, 0.3 V for Schottky)
  • Reverse bias region: Near-zero current (horizontal) until reverse breakdown

The resulting curve looks like a bent line or hockey stick shape, clearly different from any passive component.

Diagnostic patterns:

  • Shorted diode: Symmetric vertical line (conducts equally in both directions)
  • Open diode: Horizontal line in both directions
  • Leaky diode: Increased current in the reverse region

Transistors (BJT, MOSFET)

Transistors show junction signatures that depend on which pins you are probing:

  • Base-Emitter (BJT): Standard diode signature (forward junction)
  • Base-Collector (BJT): Standard diode signature (forward junction)
  • Collector-Emitter (BJT): Back-to-back diode characteristic, asymmetric but conducting in both directions
  • Gate-Source (MOSFET): High-impedance capacitive signature (the gate oxide capacitance)
  • Drain-Source (MOSFET): Body diode signature (forward in one direction, blocking in the other)

Integrated Circuits

IC pins show complex signatures because each pin connects to internal ESD protection diodes, input/output buffers, power rails, and functional circuitry. The key insight is that you do not need to understand the internal circuit to diagnose faults, you only need to compare the measured signature against a known-good reference.

Common IC fault patterns:

  • Damaged ESD protection: Pin-to-GND signature loses its characteristic diode clamp shape
  • Internal latch-up damage: Multiple pins show abnormally low impedance to power rails
  • Bond wire failure: Pin shows open or intermittent signature (may change when board is flexed)

The Comparison Method

Individual signature interpretation is useful, but the most powerful diagnostic approach is comparative:

  1. Measure the suspect board at each test point
  2. Compare against a golden reference (stored from a known-good board)
  3. Identify deviations: the FADOS software overlays curves and highlights differences
  4. Interpret deviations using the signature patterns described above

This method works even for complex nodes where multiple components contribute to the aggregate signature. You do not need to decompose the signature into individual component contributions, you just need to identify that it differs from the expected pattern.

Building Diagnostic Skill

VI curve interpretation is a learnable skill that improves with practice. Start with simple boards, single-sided, through-hole components with clear access to individual parts. Graduate to dense SMT boards as your pattern recognition improves.

The FADOS software’s overlay display accelerates learning by making deviations visually obvious. After interpreting a few hundred faults, most technicians develop an intuitive ability to read signatures rapidly.

Why Buy FADOS from GSAS

GSAS Micro Systems is an authorized ProT Ar-Ge partner and ODM assembler. We provide operator training that covers the complete signature interpretation methodology described in this guide.

Training and support at our offices in Bengaluru, Hyderabad, Chennai, Pune, Mumbai, and Delhi NCR.

  • INR invoicing with GST-compliant documentation
  • Hands-on training with your specific board types
  • Demo units available for evaluation

Request a quote → · Book a demo →

Interested in ProT Ar-Ge tools?

Talk to our application engineers for personalized tool recommendations.

Stay in the Loop

Get monthly compliance updates, product insights, and engineering best practices delivered to your inbox.

Related Articles

Embedded engineering bench in India, illustrating the hardware a developer can act on today, supported by GSAS
Technical Guides Arm

Arm's Agentic AI Push: What Indian Embedded Teams Can Actually Use Today

Arm has set out its platform strategy for the agentic era, putting inference everywhere it has compute. Indian embedded teams can start on that direction this quarter with the Cortex-M toolchain they already own: Helium, CMSIS-NN, Ethos-U and Vela, on boards you can order today.

13 Sept 2026 · 7 min read
Horizontal stacked bar showing where an ADAS test vehicle's bandwidth budget is spent, split into cameras, lidar, radar and bus traffic, with the logger uplink limit drawn as a vertical rule crossing the bar, from GSAS Micro Systems India
Automotive Ethernet Automotive & Mobility

ADAS Sensor Data Logging: Bandwidth Budgets That Add Up

Every page that tells you an ADAS test vehicle produces terabytes a day states the headline and skips the arithmetic, so you cannot redo it for your own sensor set. This article publishes the arithmetic instead: one formula, every table row derived on the page, a worked eight-hour drive that chains those rows into a sustained write rate, a media count and an offload window, and the five places bandwidth budgets go wrong. Written by the GSAS Micro Systems engineering team in India.

29 Aug 2026 · 15 min read
Ladder chart of the T1 single-pair Ethernet family by data rate: 10BASE-T1S (802.3cg), 100BASE-T1 (802.3bw), 1000BASE-T1 (802.3bp), 2.5/5/10GBASE-T1 (802.3ch) and 25GBASE-T1 (802.3cy), one balanced pair across five IEEE standards, from GSAS Micro Systems India
Automotive Ethernet Automotive & Mobility

The T1 Family Explained: 10BASE-T1S to Multi-Gig 802.3ch

The T1 family is the set of single-pair Ethernet physical layers used in vehicles, and every member is documented separately inside a different datasheet. This guide puts all of them in one table with rate, symbol rate, line code, specified reach and cabling traced to public IEEE task force documents, then answers the two questions that keep coming back: why 100BASE-T1 has no auto-negotiation, and why one end has to be master. Written by the GSAS Micro Systems engineering team in India.

29 Aug 2026 · 13 min read