Skip to main content
Altium Designer 20 PCB editor with Any Angle Routing, Area Tuning, and improved Trace Sliding panels visible during a high-density board layout session

Altium Designer 20 : Discover 10 Hidden Secrets!

GSAS Engineering · · 1 min read

Altium Designer 20: Discover 10 Hidden Secrets.

The next generation of Easy, Modern, and Powerful PCB design is here. Join us during this live webinar as we showcase 10 hidden secrets in Altium Designer 20 and learn how you can use them to improve your design experience. There’s no shortage of enhancements in Altium Designer 20.

You may have heard of features like Any Angle Routing, Area Tuning, and Improved Trace Sliding, but those are just the beginning. We’ve made a multitude of usability updates and improvements to optimize your day to day design experience. See for yourself and learn how you can use all the hidden secrets in Altium Designer 20.

Timing

Thursday, 28 May 2020 | 11:00 AM to 12:00 PM

ATTEND THIS LIVE WEBINAR TO CONNECT WITH FELLOW PCB DESIGNERS AND ENGINEERS FROM AROUND THE WORLD AND LEARN ABOUT THE FOLLOWING:

  • Creating Better Outputs and Documentation
  • How To Update Your Designs
  • Panel Placement Optimization
  • Component Placement Secrets
  • And Much More To Be Revealed…

REGISTER NOW

LEARN MORE ABOUT ALTIUM DESIGNER

The Siemens Xpedition equivalents to Altium 20’s hidden secrets

Each of the Altium Designer 20 productivity touches has a counterpart in Siemens Xpedition: and in several cases, Xpedition’s version goes further:

  • Any Angle Routing → Xpedition’s sketch router lets you draw rough route intent and the autorouter snaps to constraint-compliant routing under cursor guidance. Faster than fully manual routing on dense regions, with full any-angle support.
  • Area Tuning / length matching → Xpedition Standard has constraint-driven differential-pair tuning with per-net targets, plus integration with HyperLynx for skew analysis on the post-routed product.
  • Improved Trace Sliding → Xpedition’s interactive routing supports push-and-shove with constraint inheritance, plus AI command prediction that suggests the next likely route action based on cursor context.
  • Better Outputs and Documentation → Xpedition’s documentation flow ties to Valor NPI cloud DFM, so manufacturing documentation is generated against fabricator-specific rules, not just generic Gerber/IPC-2581 output.
  • Component Placement Secrets → Xpedition’s placement engine integrates ECAD/MCAD 3D constraints from the placement stage forward, surfacing mechanical conflicts before they cost a respin.

Where Xpedition genuinely pulls ahead is the integration depth: AI command prediction, smart datasheets with live supplier pricing, token-based add-ons (so you pay for advanced capability proportional to usage), and 12 cloud DFM runs/year included with Xpedition Standard. GSAS Micro Systems is an authorized engineering partner in India and can run a side-by-side demonstration on your team’s actual board.

For the canonical head-to-head, see Altium Designer vs Siemens Xpedition Standard for Indian PCB teams.

Also appears in:

Need embedded development tools?

Talk to our application engineers for personalized tool recommendations.

Stay in the Loop

Get monthly compliance updates, product insights, and engineering best practices delivered to your inbox.

Related Articles

HyperLynx AMS schematic in Xpedition Designer above a system model containing an FMI block, from Siemens EDA's FMI co-simulation article
PCB Design Siemens EDA

FMI Co-Simulation in HyperLynx AMS and PartQuest Explore: Electrical, Mechanical and Thermal Models in One Run

Since the 2510 release, HyperLynx AMS exports and imports FMI Functional Mock-up Units, so a schematic-driven circuit model can co-simulate with models from other FMI-compatible tools, such as a Simcenter Amesim mechanical model. What the two FMU types mean and where it pays off for Indian hardware teams.

4 Nov 2026 · 5 min read
Embedded verification and unit test workflow, illustrating the economics of finding defects early, supported by GSAS Micro Systems in India
Technical Guides

Verification Economics: What a Late Defect Actually Costs, and What the Evidence Really Says

Finding a defect in month 2 instead of month 14 is a budget decision before it is a quality decision. This sets out what the published evidence supports, what it does not, including the 100x multiplier that traces back to a course handout rather than a study, and how an Indian embedded team builds the case on its own numbers.

21 Sept 2026 · 14 min read
Side by side comparison of a 10BASE-T1S multidrop mixing segment, one balanced pair with four nodes on short stubs and a termination at each end, against a point to point star of four separate links into switch ports, from GSAS Micro Systems India
Automotive Ethernet Automotive & Mobility

10BASE-T1S and PLCA: Multidrop Ethernet Explained

10BASE-T1S is the one member of the T1 single-pair Ethernet family that keeps a shared medium, and PLCA is the reconciliation sublayer that stops the nodes on it from colliding. This article covers what IEEE 802.3cg standardises, how the beacon and transmit opportunities schedule a cycle, the node count and segment length figures the OPEN Alliance interoperability test suite works to, and the failure modes that put a segment quietly back into contention while every link still looks up. Written by the GSAS Micro Systems engineering team in India for teams bringing up multidrop segments on the bench.

29 Aug 2026 · 12 min read